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ABSTRACT: The LHCb Experiment is designed for precision measurements of CP violation and 5 
rare decays of beauty and charm hadrons. The experiment will be upgraded to a trigger-less 6 
system reading out the full detector at a 40 MHz event rate with all selection algorithms 7 
executed in a CPU farm. The upgraded Vertex Locator will be a hybrid pixel detector read out 8 
by the VeloPix ASIC with on-chip zero-suppression. The overview of the system and the design 9 
of the VELO on-detector electronics that include the front-end hybrid, the opto-conversion and 10 
power distribution boards will be summarised. The results from the evaluation of these 11 
prototypes and further enhancement techniques will be discussed. 12 
KEYWORDS: Front-end electronics for detector readout; Particle tracking detectors; On-board data 13 
handling. 14 
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1. Introduction 27 
The Large Hadron Collider beauty (LHCb) Experiment [1][2] is a single arm spectrometer 28 
aimed at measuring CP violation and rare decays of beauty and charm hadrons. The Vertex 29 
Locator (VELO) [3][4] surrounding the interaction region is used to reconstruct primary and 30 
secondary decay vertices and measure the flight distance of long-lived particles. The upgraded 31 
LHCb VELO [5][6] will be installed together with the rest of the upgraded LHCb experiment 32 
during the LHC long shutdown (LS2) currently scheduled to start in 2019-2020. The upgraded 33 
LHCb VELO will comprise a lightweight hybrid pixel detector with a trigger-less system [7] 34 
reading out the full detector at 40 MHz. The luminosity will increase to 2 × 10
33
 cm
−2
 s
−1
, which 35 
is a factor of five larger than at present. The reconstruction speed and precision of the detector is 36 
enhanced by the L-shaped pixel geometry of the modules. The distance from the beam to the 37 
first sensitive pixel is decreased to 5.1mm. An illustration of the upgraded VELO highlighting 38 
the main components of the on-detector electronics can be seen in Figure 1. The VELO will 39 
operate in vacuum and is designed to absorb the VELO motion. Each VELO half is retracted in 40 
the horizontal plane and is only closed once stable beam conditions are declared. This is done in 41 
order to ensure detector safety during beam injection and adjustments. VELO is operated in 42 
secondary vacuum, separated from the beam by a thin foil. This is done to minimise the material 43 
traversed by the particles before their first measured point. The system will use evaporative CO2 44 
cooling, which will circulate in microchannel substrates [8]. The VELO will have 41 million 45 
pixels that will be read out by the custom developed VeloPix front-end ASIC [9].  46 
 47 
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 48 
Figure 1:  An illustration of the upgraded VELO highlighting the module comprising VeloPix ASIC-49 
sensor assembly and front-end hybrid mounted on the micro-channel cooling substrate, data tapes, 50 
vacuum feedthrough and Opto and Power Board (OPB). 51 
 52 
The on-detector electronics comprises of the following components- 53 
 Front-end hybrid and VeloPix ASICs  54 
 Data link tape 55 
 Vacuum Feedthrough 56 
 Opto and power board (OPB)  57 
These blocks are shown in the overview of the VELO upgrade electronics in 58 
Figure 2. 59 
 60 
 61 
Figure 2: Overview of the VELO Upgrade electronics showing the role and functionality of each block in 62 
the system. The colours indicate the type of signals involved. 63 
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The optical components in the system such as lasers, diodes, fibres and optical connectors 64 
cannot be placed inside the secondary vacuum. This is mainly because of the- 65 
• Difficulty of cooling the high-power dissipating optical components in vacuum. 66 
• Sensitivity to radiation. 67 
• Accessibility of interconnects for maintenance. 68 
• Additional mass in the detector acceptance. 69 
 70 
The electronics should also be easily accessible to allow maintenance and repair during 71 
operation. For similar reasons stated above, the DC/DC converters powering the front-end 72 
ASICs have to be moved into an accessible area outside the vacuum tank. 73 
This motivates the design of the OPB [10] that comprises all parts that need to be outside the 74 
vacuum to operate. All the ICs have to be radiation tolerant in addition to its functionality. The 75 
local clock for the front-end hybrid as well as the timing, clock and command for the ASICs is 76 
handled by the GBTx on the hybrid itself. The serial data and control links are carried over 77 
flexible data tapes that extend upto the vacuum wall where they interface to the vacuum 78 
feedthrough board. 79 
The design of the on-detector electronics is based on the GBT chip-set [11][12] and the versatile 80 
link developed for the LHC upgrades [11] [13]. 81 
 82 
The paper will describe and focus on the design of these building blocks of the on detector 83 
electronics, key features and design constraints. It will also show results of the prototypes tested 84 
and further investigations into methods of improving signal transmission. 85 
 86 
2. Front-end hybrid and VeloPix ASICs  87 
The front-end hybrid is mounted on the VELO detector module. There are in all 52 modules, 26 88 
on each side of the beam. Each silicon sensor is bump-bonded to a row of three VeloPix ASICs, 89 
the assembly of which forms a tile. Each module is made up of 4 such tiles, 2 on each side of 90 
the microchannel cooling substrate. The VeloPix ASIC is based on the Timepix3 ASIC and is 91 
designed in the TSMC 130 nm CMOS process .The ASIC has data driven read-out with on chip 92 
zero suppression. It has four serial outputs, each transmitting data at 5.12 Gb/s. The highest 93 
occupancy ASICs will have pixel hit rates of 900 Mhit/s and produce an output data rate of over 94 
15 Gbit/s, adding up to 1.6 Tbit/s of data for the full VELO [9]. 95 
The hybrid will provide power, high voltage, control signal distribution and read-out signal 96 
routing to the tiles. 97 
The prototype hybrid is designed as a split design with control electronics separated from the 98 
read-out ASICs as shown in Figure 3. This allows evaluation of multiple instances of the part 99 
that contains the VeloPix ASIC and sensors while reusing the same control components. The 100 
GBTx is used to implement multipurpose high speed bidirectional optical links and the Slow 101 
Control Adaptor (SCA) for voltage monitoring. The SCA chip will not be present on the 102 
production hybrid since the monitored supply voltages (from the VeloPix ASIC) will be routed 103 
out to the OPB. The GBLD (radiation tolerant laser driver ASIC with pre-emphasis) is used as a 104 
line driver to route the control signals from the hybrid to the VTRx (versatile link transceiver) 105 
on the OPB. 106 
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 107 
Figure 3: The block diagram of the prototype split hybrid with control electronics separated from the 108 
read-out ASICs. The GBTx supplies the Timing and fast control (TFC), Clock(CLK), Experiment control 109 
system (ECS) and Reset (RST) to the VeloPix ASICs. A dummy control link (CTRL_DMY) to and from 110 
the off-detector electronics is established to check the full link between the components of the VELO 111 
electronics. Data dummy (DTA_DMY) is a provision to apply a signal on the hybrid and read it at the 112 
OPB. 113 
 114 
The layout is a 6 layer flexi-rigid board with Isola Itera and Dupont Pyralux AP plus material, 115 
both rated for high speed signal transmission. It is a single sided component assembly with 116 
dense BGA (ball grid array) packages. Design rules and guidelines for controlled impedance 117 
and high speed transmission have been implemented and followed in the PCB layout. 118 
3. Data Link Tapes  119 
The data link are implemented as low mass, 56 cm long electrical tape carrying data at 5.12 120 
Gb/s per link. The tapes route control and data signals between the modules to the vacuum 121 
feedthrough. The VELO has 208 tapes for 52 modules with 20 data links per module. The tapes 122 
have to be flexible to absorb the motion of the VELO and vacuum compatible. This has been 123 
verified by subjecting the tape prototype to 3000 bends and testing the quality of the tape by 124 
measuring scattering (S) parameters thereafter. 125 
Prototypes are built with a special laminate, Dupont Pyralux AP PLUS, that is suitable for high 126 
speed signal transmission applications. Unlike typical printed circuit boards that are constructed 127 
from various woven fiberglass, AP-PLUS is a “weave-free” all-polyimide profile that provides a 128 
smoother surface and homogeneous medium for improved signal integrity. The homogeneous 129 
dielectric core provides a consistent dielectric constant (Dielectric constant (1MHz -10 GHz) - 130 
3.4) for controlled impedance circuit requirements. The material also provides excellent 131 
thickness stability with tolerances of +/- 10%, which minimizes impedance variations of signal 132 
lines. The copper foil is rolled-annealed, that provides a smooth surface finish and minimizes 133 
the skin effect loss. The layout has 3 layers with signals in an edge coupled stripline 134 
environment. A Molex Slimstack connector with a 400 µm pitch is used, which is mounted on 135 
the inner layer (of the 3 layer stackup) by removing the top layer dielectric in this region. This 136 
avoids vias on the high speed signal traces. 137 
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4. Vacuum Feedthrough  138 
The vacuum feedthrough is an interface between the high speed data link tape and the OPB and 139 
brings the signals through the vacuum wall. This board will be integrated with the vacuum wall 140 
but the first prototype is made as a purely electrical object which is described here. The 141 
prototype vacuum feedthrough board is interfaced to the OPB with PCIe connectors that carry 142 
the data and the low voltages. The low voltages are provided on a separate connector from that 143 
of the data (that run over data tapes) on the front-end hybrid side. These low voltages are 144 
distributed on the hybrid by separate cables. 145 
The prototype vacuum feedthrough is a multilayer board with FR4 and Isola Itera. All the high 146 
speed data signals, running at 5.12 Gb/s, are routed in an edge coupled stripline environment 147 
and shielded with ground planes on either sides. Controlled impedance, matched trace lengths 148 
and blind via technology are used to achieve optimal design. 149 
5. Opto Power Board (OPB) 150 
The OPB [10] connects between the vacuum feedthrough and the off-detector electronics and its 151 
main functions are- 152 
 Optical to electrical conversion for the data and control signals. 153 
 Control and monitoring of the components on the OPB. 154 
 DC/DC conversion of the supply voltages for the hybrids and OPB itself. 155 
 156 
Each OPB will service two front-end hybrids that are attached on opposite sides of the detector 157 
module.  158 
The prototype OPB is designed in line with the prototype hybrid capable of reading 3 VeloPix 159 
ASICs on one tile. The prototype OPB has full functionality of the production board but with 160 
reduced number of channels. This is implemented in order to save prototype components and 161 
reduce complexity. The overview of the prototype system and the role of the prototype OPB is 162 
shown Figure 4. 163 
 164 
 165 
Figure 4: Overview of the prototype system showing the role of the prototype OPB. The main   166 
components of the prototype hybrid and OPB are shown. The colours indicate the type of signals 167 
involved. 168 
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 169 
The prototype OPB is designed to test the electrical functionality of the link from the hybrid to 170 
the off-detector electronics. The OPB uses the GBTx, the serialiser/deserialiser IC that also 171 
provides a clock and control interface. The GBTx communicates with the Slow Control Adaptor 172 
(SCA) that provides I2C to configure the GBLD laser driver ASICs and logical I/O signals for 173 
the DC-DC converters. The ADC inputs of the SCA ASIC are used for voltage monitoring and 174 
monitoring the received optical power. The DC-DC converters supply power to the front-end 175 
hybrid and the OPB itself. The VTRx (Versatile Transceiver) and the VTTx (twin transmitters) 176 
are optical modules, which provide an optical interface to the system.  The VTRx is used for the 177 
bidirectional control signals between the hybrid and off detector electronics. The VTTx is used 178 
for transmitting data read out by the VeloPix ASIC to the off-detector electronics. The DC-DC 179 
converters are radiation and magnetic field tolerant modules that supply the voltages required 180 
for the front-end hybrids and the OPB itself. Temperature readout system is used to read the 181 
temperature of the hybrid and the OPB. 182 
The prototype is a multilayer board with hybrid construction of FR4 and Isola Itera laminate 183 
similar to that of the vacuum feedthrough. High speed data signals are routed as edge coupled 184 
stripline with continuous GND planes on either side. Controlled impedance and matched trace 185 
length design rules are followed for high speed differential signals. 186 
 187 
6. Results and Measurements with the prototype boards 188 
A full link setup for testing comprised the front-end hybrid, data tape, vacuum feedthrough and 189 
the OPB connected to a 4 port 13GHz network analyser. 190 
The test setup has the front-end hybrid connected to the network analyser using Bulls eye high-191 
density, high-performance test points rated to 20 GHz / 40 Gbps. The hybrid is connected to the 192 
56cm long data tape followed by the vacuum feedthrough and the OPB. The OPB further 193 
connects to the network analyser using of the shelf host compliance SFP+ to SMA interface 194 
card.  195 
S-parameters describe the response of an N-port network to signal(s) incident to any or all of the 196 
ports. The first number in the subscript refers to the responding port, while the second number 197 
refers to the incident port. The S-parameters of individual components and full link were 198 
measured. A plot of transmission loss S12 (dB) verses frequency (GHz) of each component on 199 
the link and the complete link is shown in Figure 5. 200 
The full system measures a loss of around 9.4 dB at base harmonic of 2.5 GHz. The figure also 201 
shows the eye diagram that was measured using a 5.12 Gb/s pseudo-random 7 bit pattern 202 
(PRBS7) for the full link showing an open eye. 203 
 204 
    205 
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 206 
Figure 5: (left) Signal loss as a function of frequency losses for the hybrid (red), data tape (green), and 207 
combined vacuum feedthrough and OPB (blue) and the sum of all the component (magenta). This closely 208 
overlaps to the full system test (black) (right) The eye diagram of the full system tested using PRBS7 at 209 
5.12 Gb/s. 210 
 211 
To improve the eye diagram for the final system, passive CTLE (continuous time linear 212 
equalization) circuit is being investigated. The schematic diagram with the optimum values is 213 
show in Figure 6. The plot in Figure 6 also shows the improved eye at the receiver when 214 
emulating the effects of the CTLE circuit in a real-time oscilloscope. Presently the CTLE circuit 215 
has been emulated in the oscilloscope and prototype circuit on printed circuit board (PCB) is in 216 
progress. 217 
 218 
 219 
 220 
 221 
 Figure 6: (left) Passive CTLE circuit emulated in the oscilloscope (right) The improvement from the raw 222 
eye diagram (bottom) to the one after CTLE emulated by real-time oscilloscope applied at the receiver 223 
end (top). 224 
 225 
Conclusions 226 
The upgraded VELO electronics will be installed during the LS2 shutdown currently scheduled 227 
in 2019-2020. The VELO upgrade will move to a hybrid pixel detector with a trigger-less 228 
system capable of reading out the full 40 MHz bunch crossing rate of the LHC. The project is in 229 
the final development stages with all the on-detectors electronics prototypes designed and 230 
successfully tested. Further studies to improve signal integrity with a passive CTLE are in 231 
progress. 232 
 233 
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